Skip to content

Blog post: a 1.7× faster HPL on a RISC-V SiFive U74 via EESSI#818

Open
hmeiland wants to merge 1 commit into
EESSI:mainfrom
hmeiland:blog-riscv-u74-openblas-hpl
Open

Blog post: a 1.7× faster HPL on a RISC-V SiFive U74 via EESSI#818
hmeiland wants to merge 1 commit into
EESSI:mainfrom
hmeiland:blog-riscv-u74-openblas-hpl

Conversation

@hmeiland

Copy link
Copy Markdown

New blog post: a 1.7× faster HPL on a RISC-V SiFive U74 via EESSI

Adds a walkthrough that gets a ~1.7× faster HPL on a StarFive VisionFive 2 (SiFive U74,
rv64gc) end-to-end through EESSI — no hand-built BLAS, no patched HPL:

  • set up CVMFS + EESSI on riscv64 (using the dev.eessi.io/riscv stack),
  • measure a baseline HPL with the stock stack (~3.1 GFLOP/s),
  • build a U74-tuned OpenBLAS straight from an easyconfigs PR with eb --from-pr,
  • swap it in at runtime via FlexiBLAS and re-run the same HPL (~5.3 GFLOP/s).

Files

  • docs/blog/posts/2026/07/risc-v-u74-openblas-hpl.md — the post
  • docs/blog/.authors.yml — new author entry hmeiland (Hugo Meiland, Microsoft)

Notes

hugomeiland added a commit to opensolvers/opensolvers.github.io that referenced this pull request Jul 11, 2026
Add U74 OpenBLAS benchmark numbers and reproduction steps from EESSI/docs#818.

Co-authored-by: Cursor <cursoragent@cursor.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant